Abstract: A novel sub-threshold inverter based on nanoscale Field Effect Diode (FED) and a basic static CMOS inverter are investigated in this paper. Simulation results demonstrate that power consumption and Power Delay Product (PDP) of the sub-threshold inverter which is designed with nanoscale FED are 57.9% and 18.21% less than these factors in a comparable CMOS sub-threshold inverter. So the nanoscale FED scheme can provide better power efficiency than standard subthreshold CMOS inverters.
Introduction
As semiconductor industry pushes toward nanosize gate lengths, the need for alternative structures becomes more imperative as MOS performance undergoes degradations due to short channel effects. Leakage, DIBL and GIDL are some of the problems that are considerable in nanoscale gate-lengths, which are all related to the depletion region and pinch off of MOS transistors [1, 2] .
Scaling of conventional bulk device leads to fundamental limits, new device structures and materials are introduced to present unique and new circuit design.
The nanoscale Field Effect Diode is considered one of the most promising structure to suppress the short channel effects for a given equivalent gate oxide thickness by using multiple gates to control the channel [1, 2, 3, 4, 5, 6, 7, 8] .
As the MOSFET channel length is reduced to 50 nm and below, the suppression of the off-state leakage becomes an increasingly difficult technological challenge. However, the off-state leakage can be utilized as the operating current to achieve ultra low-power applications, such as portable wireless devices, medical devices.
Digital circuits operating in the sub-threshold region provide the minimum energy solution for applications with strict energy constraints. Operating the transistors of a digital logic in the sub-threshold region has recently been proposed to achieve ultra-low power consumption [9] .
In this paper, we propose a new scheme of high speed and low-power subthreshold inverter using nanoscale FED, and compare the power efficiency characteristics of proposed design to standard sub-threshold CMOS inverters. This paper is organized as follows: Section II reviews a brief of nanoscale Field Effect Diode. In Section III, we propose a new scheme of low power sub-threshold inverter nanoscale FED transistors. Then the characteristics of proposed scheme are evaluated and compared with standard sub-threshold CMOS inverters. Finally, the conclusions are provided in Section IV.
A brief of nanoscale Field Effect Diode
During the last few years, the pace of CMOS scaling has been accelerating, and we are approaching some fundamental limits for CMOS technology. Scaling of conventional bulk device below 50 nm requires innovations to solve the problems of fundamental physics constraining the conventional MOSFET device structure. The limits are controlled by the density and location of dopants providing high I ON /I OFF ratio and finite sub-threshold slope and quantum-mechanical tunneling of carriers through thin gate from drain to source and from drain to body.
The channel depletion width must scale with the channel length to contain the off-state leakage (I OFF ). This leads to high doping concentration, which degrades the carrier mobility and causes junction edge leakage due to tunneling. The gate oxide thickness t ox must also scale with the channel length to maintain gate control, proper threshold voltage (V T ) and performance. The thinning of the gate dielectric results in gate tunneling leakage, degrading the circuit performance, power and noise margin [9] .
Alternative device structures based on silicon-on-insulator (SOI) technology have been emerged as an effective means of extending MOS scaling beyond bulk limits for high-performance or low-power applications. Among proposed alternative structures, modified Field Effect diode is introduced for high-performance and low-power applications [1, 2, 3, 4, 5, 6, 7, 8] .
In this device structure, the short-channel effect is controlled by the geometry, and the undoped channel [4, 5] .
The configuration of a nanoscale FED is provided in Fig The nanoscale FED provides much improvement in the I ON /I OFF ratio compared to an SOI-MOSFET with the same dimensions. Simulation results demonstrate the advantages of a FED over a regular MOSFET at nanoscale dimensions regarding its current-handling capability and its smaller turn-off current [2, 4, 5] .
A FED is created when the channel of a regular MOSFET is divided into two regions of alternative electron and hole doping. Electric fields created by gates induce carriers inside the channel region. By applying different voltage polarities to the gates, separated regions of electrons or holes are created [4, 5, 7] . These gates can be biased such that either a p-n or n-p channel replaces the lightly doped or intrinsic region between the source and the drain. When a voltage is applied from the source to the drain, the channel is either turned on or off based on the voltage polarities of the gates [7] .
In the on state, applying a positive voltage to G S and a negative voltage to G D while V ds is positive forward biases the FED. Reversing gate voltage polarities while keeping the same V ds results in the off state [1, 4] .
It has been demonstrated that FEDs can provide the large currents necessary for high frequency operation while fabrication is the same as that of a regular SOI-MOSFET [5] .
The current that flows from the source to the drain in a FED can be much larger than a comparable SOI-MOSFET because pinch off, which is the current limiting factor in MOSFETs, does not occur in FEDs [5, 6] .
Furthermore, the output resistance of FEDs is much smaller than SOI-MOSFET limited only by the series resistance of the connections. High performance circuits based on the FED can be visualized by considering these facts and also modulating characteristic of the FED by the gate voltages. [8] .
The simulation results indicate that circuits designed by FED devices operate much faster than comparable MOS circuits [1, 2, 3, 4, 5, 6, 7, 8].
A novel structure for Sub-threshold inverter based on nanoscale FED
For the first time we used FED model proposed in Ref. 1 , which has been obtained from exact numerical results as well as analytical modeling to simulate a novel sub-threshold inverter based on nanoscale Field Effect Diode. As noted previously, using the FED sub-threshold inverter according to the advantages of the nanoscale FED, reduces the power consumption and improves the PDP parameter in comparison with MOSFET sub-threshold Inverter.
The sub-threshold FED Inverter circuit is the same as the push-pull inverter of regular MOS devices interchanged by FED as shown in Fig. 2 .a. In this logic design style, a voltage of +0.15 V was used for VDD and a voltage of −0.15 V was used for VSS to bias push down FED.
If V in is changed to high logic level (V + i = 0.15 V) then FED1 is turned off and FED2 is turned ON, resulting in a low logic level (VSS) on output. Fig. 2 .b shows the hole and electron regions of channel under each gate When V i is applied to high logic level. Changing to high logic level for output node is possible by sub-threshold current of FED2.
As illustrated in Fig. 2 .b, at this time the FED1 acts as a reverse bias diode and the output node is charged by the reverse bias (leakage) current of this device. It causes to increase the power consumption and delay penalty. However, sub-threshold current (I ON ) must be much greater than the leakage current to prevent increasing power consumption and delay. Majority of carrier density under each gate according to the gate voltage was obtained using a simple charge sheet model to calculate the potential and carrier densities in Ref. 6 . In a similar condition, when V i is changed to low logic level (V − i = −0.15 V), FED1 is turned on and FED2 is turned off, so the output signal is charged to high logic level. In the FED1, the gate polarities are similar to each other and it causes to create a forward bias (PP − ) in the channel leading to charge the output node by sub-threshold current. In this state, connecting the most negative voltage (−1.2 V) to g s of FED1 causes to increase the hole concentration under gate-source, so its sub-threshold current increases to charge the output node.
On the other hand, a formation of the reverse bias (np − ) under the gates in FED2 leads to discharge the output node by a leakage current.
As observed in Fig. 2 .c, changing V in to low logic level causes to create a forward biased diode from the channel to the source and the other one from the channel to the drain for FED1 and FED2, but in the case of FED2, a reverse bias diode (np − ) forms in the channel providing the leakage current. If the leakage current in the FED2 is not much larger than sub-threshold current in FED1, the delay and leakage power consumption will increase. More over, the leakage currents in the case of V i = +0.15 V and V i = −0.15 V are the same and they also occur for sub-threshold current for V i = 0.15 V and V i = −0.15 V. The sub-threshold current and leakage current have been compared to each other according to V ds . The sub-threshold current is approximately 13.1 times more than the leakage current in the case of Vg s = −1.2 V and Vg d = +1.2 V in FED1 and FED2 respectively. These values cause to decrease power consumption and improve the performance of proposed structure.
To demonstrate the basic idea, we have chosen a simple sub-threshold CMOS inverter design and compared it with sub-threshold inverter based on nanoscale FED with the same dimensions. Table I provides the simulation results for both types of sub-threshold inverters. Note that the CMOS subthreshold inverter operates about 1.95 times faster than comparable FED sub-threshold circuit. The calculated power consumption of the FED circuit is 2.38 times less than the CMOS design. As mentioned before, the subthreshold current is much larger than leakage current for the sub-threshold FED inverter. Although the sub-threshold CMOS inverter is faster than FED sub-threshold inverter, the power consumption of the FED-inverter is Table I . The simulation results for both types of subthreshold inverters.
less than CMOS-inverter and it causes to 18.21% improvement of the PDP in comparison with comparable CMOS sub-threshold inverter.
Conclusion
Scaling down conventional bulk device leads to physical limits, new devices and materials introduced to present unique and new circuit design.
In this paper, we designed a novel sub-threshold inverter based on nanoscale FED and compared with a CMOS inverter design with the same dimensions. We focused on power delay product (PDP), power consumption and the performance of these structures. Simulation results show that the CMOS sub-threshold inverter operates about 1.95 times faster than comparable FED sub-threshold circuit, but we claim the FED sub-threshold inverter is suitable for low power applications as the power consumption of the FED circuit is 2.38 times less than the CMOS sub-threshold inverter and it causes to 18.21% improvement of the PDP in comparison with the comparable CMOS design.
